Abstract-Tunnel field-effect transistors (TFETs) have extremely low leakage current, exhibit excellent subthreshold swing, and are less susceptible to short-channel effects. However, TFETs do face certain special challenges, particularly with respect to the process-induced variations in the following: 1) the channel length and 2) the thickness of the silicon thin film and gate oxide. This paper, for the first time, studies the impact of the aforementioned process variations on the electrical characteristics of a double-gate tunnel field-effect transistor (DGTFET). Using 2-D device simulations, we propose the strained DGTFET as a possible solution for effectively compensating the process-induced variations in the ON-current, threshold voltage, and subthreshold swing and improving the reliability of the DGTFET.
Estimation and Compensation of Process-Induced
Variations in Nanoscale Tunnel Field-Effect Transistors for Improved Reliability
I. INTRODUCTION

D
URING recent times, many novel devices that utilize band-to-band tunneling for their operation are being actively investigated for future CMOS applications [1] - [30] . As technology scales down, process-induced variations and time-dependent shifts in transistor parameters are increasing [30] - [37] . The structural similarity of the tunnel field-effect transistor (TFET) with the MOSFET has led to TFET implementations with standard CMOS processing techniques, and hence, process-induced variations must be carefully considered for tunneling devices [18] . Process-induced variations are known to impact the reliability of the devices in several different ways [32] - [37] . The initial values of the electrical parameters of the devices are strongly dependent on the processinduced variations, which in turn affect the failure mechanism and the reliability margins of the devices [32] - [35] . Therefore, process-induced variations, along with their associated shift in the electrical parameters, must be incorporated in any reliability assessment or reliability management strategy [34] . Moreover, these parameter variations can no longer be reduced by process modifications alone. Therefore, techniques that can reduce the impact of process-induced variations are important to explore, particularly at lower technology nodes. Considering that the tunnel devices show good promise for CMOS applications at smaller geometries, the fluctuations of the electrical properties of these devices due to process-induced variations in the channel length and the thickness of the silicon thin film and gate oxide need to be estimated and kept under control and thereby improve the reliability of these devices. This paper investigates this aspect of the TFET and also suggests techniques to make the device less susceptible to process-induced variations.
A number of simulation and experimental results have been reported for tunneling devices using different structures like TFETs based on nanotubes or nanowires [1] - [7] , tunneling devices in bulk silicon [8] , [9] , tunneling devices having single, double, or multiple gates employing silicon-on-insulator technology [10] - [25] , and vertical tunneling devices [26] - [29] . In this paper, we have chosen the structure of a double-gate tunnel field-effect transistor (DGTFET) as many of the process steps involved in its fabrication are the same as that of the doublegate field-effect transistor (DGFET) technology. Continued advancements in the DGFET technology may be put to good advantage in improving the performance of a DGTFET.
In this paper, using a 2-D device simulation, the relative changes in the electrical parameters (ON-current, threshold voltage, and subthreshold swing) under a given change in its physical parameters (the channel length and the thickness of the silicon thin film and the gate oxide) are computed. The variation in the ON-current due to process variations in a DGTFET is found to be quite high and needs to be considerably reduced. A strained DGTFET (SDGTFET) is suggested as a solution to reduce the ON-current variations and obtain an overall improved device performance. The rest of this paper is organized as follows. Section II describes the structure of a DGTFET and the simulation model used in this paper. Section III illustrates the methodology that is used in estimating the impact of process-induced effects. Section IV presents an estimate of the process-induced variations for an SDGTFET. Section V draws important conclusions out of this study.
II. DEVICE STRUCTURE AND SIMULATION MODEL
The cross-sectional view of the DGTFET used in this paper is shown in Fig. 1 . The variations of the electrical parameters of the DGTFET are calculated using ATLAS version 1.12.1.R [38] for the nominal parameters given in Table I which have been chosen for optimal device performance [15] , [19] . Since the 1530-4388/$26.00 © 2010 IEEE tunneling process is nonlocal, the spatial profile of the energy bands is taken into account, including the bandgap narrowing effect [38] . It should be noted that we have taken the source and drain doping profiles as abrupt throughout our simulations as in the earlier works [15] , [18] , [19] , [27] . A sharp doping profile improves the performance of the device considerably, and a reasonably sharp doping profile seems realistic using selective epitaxy [29] . We have used nonlocal tunneling model in this paper and validated it using [15] .
III. ESTIMATION OF PROCESS-INDUCED VARIATION IN DGTFET
In order to estimate the impact of the process-induced variations on a DGTFET, the dependency of each of the electrical parameters on the physical parameters is computed. The dependency is found by observing the effect on the electrical parameters when varying one of the physical parameters, keeping all other physical parameters of the device fixed to the value shown in Table I . Using this dependency, we compute the statistical 3-σ values for the electrical parameters. The 3-σ variation in an electrical parameter Y with respect to a particular physical parameter X i having a 3-σ variation of δX i is computed as
The contributions to the device electrical parameter variations by fluctuations in different physical parameters are taken to be independent of each other. The 3-σ values of the electrical parameters (Y ) with respect to all the physical parameters (X i 's) are computed as [39] 
We have considered the following physical parameters to vary due to process-induced variations in the thickness of the silicon thin film, the channel length, and the thickness of the gate oxide. We assume that the silicon-body thickness varies by 1 nm (10% of the nominal silicon-body thickness of 10 nm), as taken in [40] . Since the gates are automatically aligned with each other and with the source and the drain, a variation of 12% of the nominal channel length (30 nm) is taken as in [41] . Though the variation in the thickness of the gate oxide can be controlled within 5% using novel techniques [42] - [44] , we have taken it to vary by ±2 Å as in [41] . In this paper, we have not considered the effect of the discrete nature of the dopants and their random fluctuations. These effects can impact the variation on the electrical parameters of the DGTFET [45] , [46] and can only be done using atomistic simulations.
The electrical parameters that we have considered in this paper are the following: the ON-current, the threshold voltage, and the subthreshold swing. The ON-current is defined as the drain current at a gate voltage of 1.0 V. The threshold voltage is defined as the gate voltage when the drain current reaches 1 × 10 −7 A/μm. It should be noted that the threshold voltage of a DGTFET can be controlled by changing the work function of the gate. In this paper, the threshold voltage has been adjusted to 0.2 V by adjusting the work function for all the devices so that the threshold-voltage variations can be compared around the same nominal value for all the devices. The subthreshold slope of a tunneling device is strongly dependent on the gate voltage. In this paper, we use a point subthreshold slope to benchmark the performance of a DGTFET [15] . The point subthreshold slope is defined as
where V g is the gate voltage and I d is the drain current. The electrical characteristics of a DGTFET are not significantly affected by the variations in the channel length of up to around 25 nm (less than 1% variation in the electrical parameters) since the tunneling phenomenon is confined to a very small region around the source side. This is in contrast to a DGFET where the channel length significantly affects the characteristics of the device [19] . Using a 2-D device simulation and (1), the 3-σ variations in the electrical parameters due to the variation in the channel length are computed for a DGFET of similar dimensions (channel length = 30 nm, silicon body thickness = 10 nm, gate oxide thickness = 3 nm, Φ m = 4.8 eV, and threshold voltage = 0.2 V). It is found that, for a 12% variation in the channel length in a DGFET, the ON-current varies by 7%, the threshold voltage varies by 21%, and the subthreshold slope varies by 8%. This shows that a DGFET is adversely affected by the variation in the channel length due to short-channel effects while a DGTFET exhibits a greater tolerance against it.
The results of the computation of the 3-σ variations in the electrical parameters, for a DGTFET and DGFET of similar dimension, are shown in Fig. 2 . The ON-current variation is found to be around 42% for a DGTFET and around 11% for a DGFET. Since the ON-current variation in a DGTFET is very high, it needs to be considerably reduced. The 3-σ variation in the threshold voltage of a DGTFET is found to be around 25%. This is comparable to the 3-σ variation in threshold voltage in a DGFET of similar dimension. However, the major contributors to the variations in threshold voltage in a DGTFET are the changes in the silicon-body and gate-oxide thicknesses while, in a DGFET, the major contributor is the variation in the channel length owing to the short-channel effects.
In a DGTFET, the point subthreshold slope, as defined by (3), is strongly dependent on the gate voltage. The point subthreshold slope is quite small (smaller than 60 mV/dec) at low gate voltages, and it increases as the gate voltage is increased [15] , [19] . However, the point subthreshold slope at a given gate voltage also changes due to the variations in the physical parameters like the silicon-body or gate-oxide thickness. In this paper, we have computed the variation in the point subthreshold slope at the gate voltage where the point subthreshold slope is 60 mV/dec for the nominal device. We find that the 3-σ variation in the point subthreshold slope is around 2% for a DGTFET and around 8% for a DGFET of similar dimension.
The results shown in Fig. 2 suggest that the ON-current variation in a DGTFET is quite high and should be reduced appreciably, and hence, in the following sections, we explore the techniques to reduce the ON-current variation.
IV. PROCESS-INDUCED VARIATIONS IN SDGTFET
Recently, it has been demonstrated that a higher ON-current, a lower threshold voltage, and a better subthreshold swing can be achieved in an SDGTFET compared to a conventional DGTFET [19] . The structure of an SDGTFET is exactly the same as that of a DGTFET, except that the silicon body is strained. The strained silicon in an SDGTFET is an SiGe-free system and can be fabricated using layer transfer techniques [47] - [49] . The strain in the silicon is controlled by the Ge mole fraction in the original SiGe-graded buffer over which Si was epitaxially grown.
The presence of the strain causes the bandgap and the effective mass of the carriers in the silicon to decrease and the electron affinity of the silicon to increase. This can be modeled as follows [50] - [52] :
≈ 0.075x (6) where x is the strain in the equivalent Ge mole fraction in the relaxed SiGe buffer layer; (ΔE g ) s-Si is the decrease in the bandgap of the silicon due to the strain in the electronvolt; (4) and (5), for a given x, the simulator calculates the change in the bandgap and the electron affinity for the strained silicon. Using the standard values of N V,Si and m * h,Si given in [38] and using (6), the simulator calculates the change in the effective DOS and the hole DOS effective mass in the strained silicon for a given x. The mobility of the carriers also changes in the strained silicon [53] . However, in an SDGTFET, the mobility plays a limited role when the ON-current is limited by tunnel injection. To the best of our knowledge, we do not know of a tunneling model that takes into account the strain in the silicon. Therefore, as in [19] , we have taken the tunneling parameters in the strained silicon and all the other simulation parameters the same as that in the silicon.
The results of the computation of the 3-σ variations of the electrical parameters for an SDGTFET are plotted in Fig. 3(a)-(c) . Fig. 3(a) shows that the 3-σ variation in the ON-current decreases appreciably as we increase the mole fraction of the germanium. The reduction in the variation can be explained using the following relationship between the tunneling current and the various device and material parameters [1] , [15] 
where m * is the effective carrier mass, E g is the bandgap, ΔΦ is the energy range over which the tunneling can take place, t ox , t Si , ε ox , and ε Si are the oxide and silicon-film thicknesses and dielectric constants, respectively, e is the electronic charge, and is the Planck's constant [1] , [15] , [54] . The variation due to the silicon-body and gate-oxide thicknesses causes a variation in the spatial extent of the tunneling region. Using (7), the relative change in the tunneling current with the change in the silicon-body and gate-oxide thicknesses can be written as follows (assuming that ΔΦ, the energy range over which the tunneling can take place, is independent of the small changes in t Si and t ox ):
These relationships show that, with the reduction in the bandgap of the material, the 3-σ variation in the ON-current is expected to decrease both due to the silicon-body and gateoxide thicknesses. Hence, an SDGTFET shows an overall reduction of the variation in the ON-current. Another interesting observation can be made by examining (8) and (9) . The variation in the ON-current is dependent on the gate-oxide and silicon-body thicknesses. However, any attempt to reduce the variation in the ON-current by changing these device parameters may improve only one of the components, i.e., the variation due to the silicon-body thickness (8) or the variation due to the gateoxide thickness (9) . The other component will be adversely affected by this change. The important electrical parameters of the device, such as the ON-current, threshold voltage, subthreshold swing, and leakage current, are strongly dependent on these physical parameters. Therefore, we have not tried to find an optimum value for these parameters which could minimize the impact of the process-induced variations. However, we have chosen those values of the parameters that are optimal for the ON-current, threshold voltage, subthreshold swing, and leakage current. It should also be pointed out that, throughout this paper, the variation due to the silicon-body thickness is far greater than that due to the gate-oxide thickness. The computed 3-σ variations in the electrical parameters are dependent on the choice of the nominal device parameters. In this paper, we have taken 10 nm as the silicon-body thickness, which is rather thin, and 3 nm as the gate-oxide thickness, which may be considered as a thick gate oxide. There are several other simulations, as well as experimental studies, which have chosen the device parameters similar to the one used in this paper [15] , [16] , [19] , [23] , [24] , [54] . This choice of parameters of the silicon-body and gate-oxide thicknesses may be leading to a higher impact of the silicon-film thickness. However, we believe that the nominal device parameters chosen in this paper could be relevant in the fabricated device. A thin silicon-body thickness is required to have a good ON-current, and a maximum current is reached when the silicon-film thickness is around 10 nm [15] . Fig. 3(b) shows that the variation in the threshold voltage decreases with increasing Ge mole fraction (from 25% at Ge mole fraction = 0.0 to 17% at Ge mole fraction = 0.5). This trend can be explained using (8) and (9) . By the definition of the threshold voltage, the drain current at the threshold voltage for the nominal device is 1 × 10 −7 A/μm. Due to the processinduced effects, when the silicon-body or gate-oxide thickness changes, the drain current deviates from its nominal value of 1 × 10 −7 A/μm. The change in the threshold voltage, due to the change in the silicon-body or gate-oxide thickness, is the change in the gate voltage that is required to compensate the aforementioned change in the drain current and bring it back to 1 × 10 −7 A/μm. However, as (8) and (9) show, the deviation in the drain current would be smaller for a device with a smaller bandgap, and hence, a lesser compensation is required for a device with a higher Ge mole fraction. Additionally, since the increase in the drain current with the gate voltage is steeper for an SDGTFET with a higher Ge mole fraction [19] , for the same amount of change in the drain current, a smaller change in the gate voltage is required at a higher Ge mole fraction. Therefore, a small change in the gate voltage can compensate a larger change in the drain current in a device with a higher Ge mole fraction. Hence, we observe a smaller variation in the threshold voltage at a higher Ge mole fraction. Fig. 3(c) shows the variations in the point subthreshold slope at different Ge mole fractions. We find that the 3-σ variations in the point subthreshold slope are quite low (around 2%), and it remains within 2% with increasing Ge mole fraction.
V. CONCLUSION
This paper has illustrated the estimation of the processinduced variations in a DGTFET. It is shown that the impact of the variations in the channel length and the thickness of the silicon thin film and gate oxide on the electrical properties of a DGTFET is quite high and can be one of the limiting factors for its wide-scale application. It is demonstrated that an SDGTFET can successfully bring down the impact of the process-induced variations on the ON-current, threshold voltage, and subthreshold swing improving the reliability of the DGTFET in future CMOS applications [55] .
